



Combinational Logic \rightarrow gates, sum-of-products
Sequential Logic \rightarrow latches, D flipflop, register
Clock, Multiplexor

Counter 4-bit Counter



Processor





add to, t1, t2

↑
rd

$$PC = PC + 4$$

Processor Components



single-cycle processor





multi-cycle processor




pipelined processor


PC Program Counter



Instruction Memory



Register File






- RR - read reg #
- RD - read data value
- WR - write register
- WD - write data
- WE - write enable

on a single clock cycle:

- 1) read up to two reg values
- 2) write at most to one register

RD0 f
RD1 f



⋮
⋮
⋮

